In this paper we describe opto-electronic properties of 200 dpi 
Introduction
Active-matrix organic light-emitting displays (AM-OLEDs) are emerging as new flat panel display technology that one day could replace the active-matrix liquid-crystal displays (AMLCDs). This new flat panel display technology has attributes such as high brightness, high contrast ratio, paper-like viewing angle, low power consumption, light weight, low fabrication cost, and the possibility of being integrated with the flexible substrates.
To achieve a low fabrication cost it is believed that the hydrogenated amorphous silicon (a-Si:H) thin-film transistor (TFT) active-matrix arrays should be combined with the organic light-emitting devices (OLEDs) [1] [2] [3] [4] . It is also expected that in the near future a-Si:H TFTs mature technology could challenge today's poly-Si TFT AM-OLEDs [5] [6] [7] [8] .
The challenge for a-Si:H TFT technology lies in its relatively low current output and large device parameter shifts over time (bias stress induced effects [11] ), under OLED illumination (light induced effects [12] ) and with the operating temperature (thermal effects [13] ).
However, the improved OLED efficiency [4, 9] combined with a-Si:H TFT high field-effect mobility [10] , and proper pixel electrode circuits design and driving schemes could allow for aSi:H technology to overcome its limitations with respect to AMOLEDs.
In this paper, we describe fabrication and properties of 200 dpi 3-a-Si:H TFTs voltage-driven active-matrix organic polymer light-emitting display (AM-PLED).
3-a-Si:H TFT pixel electrode circuit
The 3-a-Si:H TFT pixel electrode circuit shown in Fig. 1 has five components: C ST , a storage capacitor; T1, a switching TFT; T2, an active resistor (AR); T3, a constant current driver TFT; and a PLED, an organic polymer light-emitting device. In this display the pixel is selected through the switching transistor while the scan voltage (V SCAN ) is "high". While V SCAN stays high, the switching TFT turns on, and then the data voltage, V DATA , is transferred and stored in the storage capacitor providing the turnon signal to the gate electrode of the driver TFT, Fig. 2 . This selecting operation of each pixel occurs during a very short period of time, called scan period. Usually this scan period is defined by the number of rows of the display. For instance, 21.7 and 16.3 µsec are the scan periods for SVGA and XGA displays operated at 60 Hz, respectively. In order to fully charge the storage capacitor up to the data voltage level, the speed of the switching TFT is important. Depending on the data voltage level which is applied to gate electrode of the driver TFT, the driver a-Si:H TFT provides the corresponding continuous current (output current, I OUT ) to the PLED, Figs. 1 and 2. For specific current level, the PLED will emit light with corresponding brightness level. Hence, the maximum brightness of the PLED depends on the current capacity of the driver TFT and the external luminance efficiency of the PLED [9] . An example of pixel driving scheme is shown in Fig. 2 . In this specific case, the V SCAN was 18 V and V DD 20 V. The V DATA ranging from 0 to 15 V was maintained in C ST during the retention period. The I OUT was maximum 1.3 μA and minimum 4 pA when PLED was ON and OFF, respectively.
The I out at anode (ITO is positively biased) electrode will establish an electrical potential difference between ITO and cathode electrode (Ca/Al is negatively biased). Established electrical field will induce electron injection into and extraction from cathode and anode into lowest unoccupied molecular orbital (LUMO) and highest occupied molecular orbital (HOMO) levels of the polymer, respectively. The process of removal of a negative charge (electron) from HOMO level leaves a positive charge (or hole) in the band. This process can be referred to as a "hole injection" into polymer HOMO levels. Under the influence of an electrical field, the oppositely charged radicals (anions and cations) will drift toward each other from polymer chain to polymer chain. Finally, when they combine on a single conjugated segment, singlet and triplet excitonic states are formed, of which the singlets can radiatively decay with the emission of visible green light that we measured. The intensity of this light (luminance) will depend on V DATA , Fig. 8 .
An example of measured a-Si:H TFT driver characteristics and calculated load-lines with (V AR + V PLED ) and without (V PLED ) active resistor (AR) are shown in Fig. 3 . The crossing point between I D -V DS and load-lines represent output current (I OUT ) of the pixel electrode circuit. By adding an active resistor the output current level is reduced but better control of the pixel circuit is realized. In our pixel electrode circuit an active resistor forces the a-Si:H TFT driver to operate in linear regime for V DATA larger than 5 V, Fig. 3 [9] . In this operating regime the output current level drifts associated with the a-Si:H TFT driver and PLED characteristics shifts can be reduced in comparison with the aSi:H TFT driver operating in saturation regime. Since the active resistor shares a high-voltage drop (V DD ) with the driving TFT and PLED, any reduction in I OUT will be reflected by a voltage increase at node A (V A =V DD -V AR where V AR is the voltage drop across the active resistor), Fig. 1 . As V A increases, V DS of T3 increases, resulting in an increase of I OUT . This represents partial compensation for an initial I OUT decrease that can be optimized for a given pixel electrode circuit design. In our initial not fully optimized case the simulated output current drifts were 6, 14, and 28 % for V DATA of 5, 10, and 15 V, respectively. The operating point (and output current level) of the pixel electrode circuit can be optimized through optimization of active resistor dimensions (W/L) [9] , [14] [15] [16] [17] [18] . The variation of the output current of the pixel electrode circuit with V GS of the driver TFT is shown in Figure 4 ; and the top-view of fabricated single pixel electrode circuit is shown in Figure 5 (inset). V SCAN of 20 V and V DD ranging from 10 to 35 V were applied during output current measurements. The current density between 2 and 50 mA/cm 2 was achieved for the pixel electrode aperture ratio of 45 % and the PLED area of 7500 µm 2 . The simulated curves are also shown in Figure 4 for V DATA ranging from 0 to 15 V; in this case, µ FE of 0.5 cm 2 /V·sec and V T of 1.76 V were used. The measured and simulated current-voltage transfer characteristics showed similar behavior with a small deviation. Based on our pixel electrode circuit performance, the output current density up to 100 mA/cm 2 can be achieved. 
3-a-Si:H TFT 200 dpi AM-PLED

A. Design and fabrication
To demonstrate an application of the above pixel circuit in an AM-PLED, we have fabricated a small size (1.27cm x 1.27cm) display as an engineering demonstration unit, Fig. 5 . In this AM-PLED the active-resistor had a channel width of 15µm, and the driving and switching TFTs had channel widths of 105 and 30µm, respectively, with the same channel length of 10µm. The storage capacitance was 0.4pF. The top-and cross-section views of the 200 dpi AM-PLED backplane are shown in Fig. 5 . The inset shows a blow-up of single pixel electrode circuit and its crosssection view. The light is emitted from the back side of the display through the glass substrate.
First, a chromium (Cr) gate electrode was defined on a Corning 1713 glass substrate (mask #1). Then the n + -a-Si:H / a-Si:H / a-SiN x :H layers were deposited by plasma-enhanced chemical vapor deposition (PECVD) in a single pump down at a substrate temperature of 300°C. The active area for the TFT channel was defined with RIE etching using CCl 2 F 2 and O 2 gas mixture (mask #2). The gate contact was opened through a-SiN x :H layer in buffered hydro-fluoric acid (mask #3). A Mo source/drain metal layer was deposited by DC magnetron sputtering at room temperature. The Mo source/drain electrodes were defined by wet etching, and the TFT channel etch-back of the n + a-Si:H using RIE method followed the source/drain patterning without additional photo mask. This step needs to be carefully optimized for the control of a-Si:H TFT OFF-current. Then, the Mo source/drain electrodes were planarized with spin-cast BCB which was cured in a furnace at 250°C in nitrogen ambient. The BCB layer was opened for anode contact with RIE etching using CF 4 and O 2 gas mixture (mask #5). An ITO (PLED anode) layer was deposited by DC magnetron sputtering at room temperature, and then cured in a furnace at 250°C in nitrogen ambient. The anode electrode was defined in a mixture of HCl, nitric acid, and DI water (mask #6). The typical thickness of each layer was 3000Å for Cr, 3000Å for a-SiN x :H, 1500Å for a-Si:H, 300Å for n + a-Si:H, 1000Å for Mo, 3000Å for BCB, and 1000Å for ITO. Once the active-matrix array was fabricated, the backplane was cleaned in isoprophyl alcohol (IPA) and then, exposed to UVozone for 10min. Then a hole injection layer (HIL) was spincoated and cured at 90°C for 20min. in a vacuum oven. A light emissive layer (LEL) was spin-coated over the HIL and cured at 90°C for 60min. in a vacuum oven. Poly(3,4-ethylene dioxythiophene) (PEDOT) doped with poly(styrenesulfonate) (PSS) and green light-emitting poly (fluorene) copolymer were used for HIL and LEL materials, respectively. Finally, a calcium/aluminum bi-layer cathode was thermally evaporated through a shadow mask without breaking vacuum under ~10 -6 Torr. Our display is a common-cathode type, in which the cathode electrodes for each pixel are all connected together during the display operation. In addition, since the organic polymer active layers (HIL/LEL) in our prototype are not defined, we used swab tips soaked with solvent to remove the active layer on top of electrical contact leads around the display.
B. Opto-electronic properties
The test unit was operated to illuminate the whole display without packaging and driver electronics, Fig. 6 . Overall the light intensity among pixels across the display was uniform due to the planarization of the active-matrix arrays, Fig. 7 . However, there are a few line defects of the V DD bus or data signal bus lines and some pixel defects with bright spots, Fig. 6 . The opto-electrical characteristics of 200 dpi AM-PLED have been measured using an integrating sphere and a calibrated photodetector connected to a radiometer (International Light IL1700). The display was mounted on the input port of the integrating sphere and the total luminous flux was measured. This method ensured accurate measurement in spite of the small display size (1.27 cm×1.27 cm) [19] .
For a real display operation, it is required that scanning signals are consecutively applied to every scan line and corresponding data signals are applied to each data line. However, in our case, we simultaneously applied a constant DC signal (30 V) to all the lumen at V DATA = 30 V. The display luminance was estimated from the optical flux, assuming that the AM-PLED has Lambertian emission (the luminance is constant over the whole considered angular domain), which was experimentally verified [20] . The total display area of 1.27 cm×1.27 cm=1.62×10 
Conclusion
We fabricated and evaluated a small size 200 dpi 3-a-Si:H TFTs voltage-driven AM-PLED. We have demonstrated experimentally that the output current level in our 3-a-Si:H TFTs pixel electrode circuit is sufficient for AM-PLED. The brightness of the green light-emitting AM-PLED increases almost linearly up to 50 cd/m 2 with V DATA ranging from 0 to 30 V.
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